موضوع مقاله: Energy-efficient Hybrid Optical-Electronic Network-on-Chip for Future Many-core Processors

چکیده:

The increasing number of cores in future chip multiprocessors places a heightened emphasis on the energy-efficiency of the on-chip communications infrastructure Traditional packet-switched electronic network-on-chip (NoC has low energy-efficiency in transmitting long-distance packets By providing high-bandwidth, low-latency chip-wide communication, optical interconnects can be a promising candidate for future NoC architectures. However, laser source and optical-electronic modems in optical network-on-chip (ONoC) introduce considerably high static energy, which is mostly wasted if the traffic load is low. In this paper, we propose a novel energy-efficient Hybrid Optical-Electronic NoC named HEON, which consists of an electronic buffer-bypassed mesh subnetwork and some bus-based optical channels. The optical channels, which dispose long-distance traffic to improve performance, are managed through a novel priority token scheme, in which the optical components can be dynamically turned on and off to save energy according to the traffic load Experiment results show that HEON can improve energy-efficiency by 47.4 % and 38.1 %, compared with the electronic NoC and a state-of-art bus-based ONoC respectively.

برای دانلود آموزش به ادامه مطلب بروید

کتاب در مورد شبکه  روی تراشه برای دانلود به ادامه مطلب بروید.

آموزش و معرفی شبیه ساز سخت افزار شبکه های میان ارتباطی  ++OMNET

لینک دانلود آموزش: آموزش ++OMNET

رمز فایل آموزش: noc-optic

مقاله فارسی در مورد شبکه روی تراشه برای دانلود مقاله به ادامه مطلب بروید.

آموزش و معرفی شبیه ساز سخت افزار شبکه های میان ارتباطی  opnet

لینک دانلود آموزش: آموزش opnet

رمز فایل آموزش: noc-optic

کتاب در مورد شبکه نوری روی تراشه برای دانلود به ادامه مطلب بروید.

دومین مقاله در مورد آشنایی شبکه نوری روی تراشه که چکیده آن را برای شما برروی سایت میگذارم و کل مقاله را میتوانید در ادامه مطلب دانلود کنید.

موضوع مقاله در مورد :

On the Design of a Photonic Network-on-Chip

چکیده:

Recent remarkable advances in nanoscale silicon photonic integrated circuitry specifically compatible with CMOS fabrication have generated new opportunities for leveraging the unique capabilities of optical technologies in the on-chip communications infrastructure. Based on these nano-photonic building blocks, we consider a pho tonic network-on-chip architecture designed to exploit the enormous transmission bandwidths, low latencies, and low power dissipation enabled by data exchange in the opti cal domain. The novel architectural approach employs a broadband photonic circuit-switched network driven in a distributed fashion by an electronic overlay control network which is also used for independent exchange of short mes sages. We address the critical network design issues for insertion in chip multiprocessors (CMP) applications, in cluding topology, routing algorithms, path-setup and tear down procedures, and deadlock avoidance. Simulations show that this class of photonic networks-on-chip offers a significant leap in the performance for CMP intrachip com munication systems delivering low-latencies and ultra-high throughputs per core while consuming minimal power.